

INFORMATION DISCLOSURE

STATEMENT BY APPLICANT

(use as many sheets as necessary)

Attorney Docket Number 50851/RJP/B600

Application Number Not Assigned

Filing Date Herewith

Applicant(s) Klaas Bult, et al.

Group Art Unit Not Assigned

Examiner Name Not Assigned

U.S. PATENT DOCUMENTS

EXAMINER INITIALS	Cite No. ¹	DOCUMENT NUMBER Number - kind code ² . (If known)	PUBLICATION DATE MM-DD-YYYY	NAME OF PATENTEE
J.L.		4,058,806	11/15/1977	Nadler
J.L.		5,157,397	10/20/1992	Vernon
J.L.		5,175,550	12/29/1992	Kattmann et al.
J.L.		5,416,485	05/16/1995	Lee
J.L.		5,675,341	10/07/1997	Vallancourt et al.
J.L.		5,710,563	01/20/1998	Vu et al.
J.L.		5,856,800	01/05/1999	Le Pailleur, et al.
J.L.		6,169,510	02/02/2001	Bult, et al.

FOREIGN PATENT DOCUMENTS

EXAMINER INITIALS	Cite No. ¹	Foreign Patent Document Country Code ³ - Number ⁴ - Kind Code ⁵ (If known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	T ⁶ (✓)

OTHER DOCUMENTS

EXAMINER INITIALS	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article, title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.
J.L.		K. KATTMAN, et al., "A Technique for Reducing Differential Non-Linearity Errors in Flash A/D Converters", ISSCC91/Session 10/High-Speed Data Acquisition/Paper TP 10.4, Feb. 14, 1991, pp. 170-171, 1991 IEEE International Solid-State Circuits Conference
J.L.		K. KUSUMOTO, et al., "A 10-b 20-MHz 30-mW Pipelined Interpolating CMOS ADC", <i>IEEE Journal of Solid-State Circuits</i> , Dec. 1993, pp.1200-1206, Vol. 28, No. 12
J.L.		M. ITO, et al., "A 10 bit 20 MS/s 3 V Supply CMOS A/D Converter", <i>IEEE Journal of Solid-State Circuits</i> , Dec. 1994, pp. 1531-1536, Vol. 29, No. 12
J.L.		K. NAKAMURA, et al., "An 85 mW, 10 b, 40 Msample/s CMOS Parallel-Pipelined ADC", <i>IEEE Journal of Solid-State Circuits</i> , Mar. 1995, pp.173-183, Vol. 30, No. 3

INFORMATION DISCLOSURE

STATEMENT BY APPLICANT

(use as many sheets as necessary)

Attorney Dock t Number 50851/RJP/B600

Application Number Not Assigned

Filing Date Herewith

Applicant(s) Klaas Bult, et al.

Group Art Unit Not Assigned

Examiner Name Not Assigned

OTHER DOCUMENTS

EXAMINER INITIALS	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article, title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.
PL		R. VAN DE PLASSCHE, "Integrated Analog-to-Digital and Digital-to-Analog Converters", <i>The Kluwer International Series in Engineering and Computer Science; Analog Circuits and Signal Processing</i> , 1994, pp. 217-222, Kluwer Academic Publishers, The Netherlands
PL-		R. VAN DE PLASSCHE, "Integrated Analog-to-Digital and Digital-to-Analog Converters", <i>The Kluwer International Series in Engineering and Computer Science</i> , 1994, pp. 148-187, Kluwer Academic Publishers, The Netherlands

EXAMINER
SIGNATURE

DATE
CONSIDERED

06/04/04

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. ¹Applicant's unique citation designation number (optional). ²See Kinds Codes of USPTO Patent Documents at www.pto.gov or MPEP 901.4. ³Enter Office that issued the document, by the two-letter code (WIPO standard ST.3). ⁴For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. ⁶Applicant is to place a check mark here if English Language Translation is attached.

Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

RJP/cah

CAH PASS18337.1*-10/17/03 1:07 PM